

Model Name : VILE1 &amp; VILE2

File Name : NM-A043, NM-A044

BOM P/N:

VILE1:

VILE2:


# M/B Schematics Document

# Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

GPU nVIDIA N14M-GL / N14P-GV2

2012-11-07

REV:0.1



## Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS	+3VM +1.05VM
S0	○	○	○	○	○ M3 Supported
S3	○	○	○	✗	○ M3 Supported
S5 S4/AC	○	○	✗	✗	○ M3 Supported
S5 S4/ Battery only	✗	✗	✗	✗	
S5 S4/AC & Battery don't exist	✗	✗	✗	✗	

## EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

## EC SM Bus2 address

Device	Address
Thermal Sensor Fintek F75303M1001_101xb	

## PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

## SMBUS Control Table

	SOURCE	VGA	BATT	KE9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	X	X	X	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SMLOCLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	
3	
4	
5	
6	
7	


## USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1 USB3.0	UHCI0	0	USB 3.0 Port (Left Side)
		1	
	UHCI1	2	USB 3.0 Port (Left Side)
		3	USB 3.0 Port
	UHCI2	4	Touch Panel
		5	
EHCI2	UHCI3	6	
		7	
	UHCI4	8	
		9	USB Port (Right Side)
	UHCI5	10	Mini Card(WLAN/BT)
		11	FPR
	UHCI6	12	Mini Card(WWAN)
		13	Camera

## BOM Structure Table

BTO Item	BOM Structure
Connector	ME@
45 LEVEL	45@
Unpop	@
Nvidia	DIS@
PCH AUX Power	+3V_PCH@
Intel UMA	UMA@
VRAM Option	X76@
Intel SBA	SBA@
Intel AOAC	AOAC@
TPM	TPM@
GPU N14M-GL	N14MGL@
GPU N14P-GV2	N14PGV2@
SIM Card Slot	3G@
Touch Panel	Touch@
Finger Print Board	FP@
SSD	SSD@

ZZZ5  
  
 DA PCB  
 DA8000TG00  
 NM-A043




Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom Document Number NW-A041 Rev 1.A
Date:	Thursday, November 01, 2012	Sheet	3 of 59	











## CFG Straps for Processor




### PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	<p>★ 1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>0: Lane Reversed</p>
------	---




### Display Port Presence Strap

CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>
------	---



### PCIe Port Bifurcation Straps

CFG[6:5]	<p>11: (Default) x16 - Device 1 functions 1 and 2 disabled</p> <p>★ 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled; function 2 enabled)</p> <p>00: x8, x4, x4 - Device 1 functions 1 and 2 enabled</p>
----------	---






### PEG DEFER TRAINING


CFG7	<p>1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>
------	--









**+1.5V\_CPU\_VDDQ Source**





**Vaxg**


- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PROCESSOR(6/7) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				Date	Thursday, November 01, 2012
				Sheet 9	of 59











Security Classification				LC Future Center Secret Data				Title			
Issued Date		2012/07/01		Deciphered Date		2014/07/01		DDRII DIMMA			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size			Rev 1A
								Custom			





Security Classification		LC Future Center Secret Data		Title			
Issued Date	2012/07/01	Deciphered Date	2014/07/01	DDRR DIMMB			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size Custom	Document Number	<b>NN-A041</b>	
				Date:	Thursday, November 01, 2012	Sheet	12 of 50
							Rev 1.A






Reserve for EMI




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PCH (2/9) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Date		Rev	
Custom	NM-A041	Saturday, November 03, 2012		1A	
		Sheet 14 of 59			











USB 3.0	
Port1	USB 3.0
Port2	
Port3	USB 3.0
Port4	USB 3.0+DP

R243 1 2 1K 0402 5% PCH\_GPIO51

Boot BIOS Strap bit1 BBS1



GPIO51	GPIO19	Boot BIOS Destination
Bit11	Bit10	
0	1	Reserved
1	0	PCI
1	1	★ SPI (Default)
0	0	LPC

R245	1	2	1K 0402 5%	PCH GPIO55
------	---	---	------------	------------


  

A16 swap override Strap/Top-Block Swap Override jumper	
Low=A16 swap override/Top-Block Swap Override enabled	
High=Default ★	



RF Boris Tsai suggests	
10P 0402 50V&J	1    2 C119 CLK_PCI_TPM
10P 0402 50V&J	1    2 C92 CLK_PCI_LPBACK
10P 0402 50V&J	1    2 C93 CLK_PCI_EC


















PCH HM65 config not support USB port 6 & 7.



OC[0..3] use for EHCI 1  
OC[4..7] use for EHCI 2



GPIO28  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up  
★ H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable




For Edge code setting

PCH_GPIO69	PCH_GPIO38	PCH_GPIO67	Function
0	0	0	Optimus
0	0	1	Reserved
0	1	0	DIS
0	1	1	UMA

(MB\_ID=2)  
(MB\_ID=0)






USH			USI		
H5	VSS[0]		AY4	VSS[159]	H46
AA17	VSS[1]	VSS[80]	AY42	VSS[160]	K18
AA2	VSS[2]	VSS[81]	AY46	VSS[161]	K26
AA3	VSS[3]	VSS[82]	AY8	VSS[162]	K39
AA33	VSS[4]	VSS[83]	B11	VSS[163]	K46
AA34	VSS[5]	VSS[84]	B15	VSS[164]	K7
AB11	VSS[6]	VSS[85]	B19	VSS[165]	L18
AB14	VSS[7]	VSS[86]	B21	VSS[166]	L2
AB39	VSS[8]	VSS[87]	B27	VSS[167]	L20
AB4	VSS[9]	VSS[88]	B31	VSS[168]	L26
AB43	VSS[10]	VSS[89]	B35	VSS[169]	L28
AB5	VSS[11]	VSS[90]	B39	VSS[170]	L36
AB7	VSS[12]	VSS[91]	B7	VSS[171]	L48
AC19	VSS[13]	VSS[92]	F45	VSS[172]	M12
AC2	VSS[14]	VSS[93]	BB12	VSS[173]	P16
AC21	VSS[15]	VSS[94]	BB16	VSS[174]	M18
AC24	VSS[16]	VSS[95]	BB20	VSS[175]	M22
AC33	VSS[17]	VSS[96]	BB22	VSS[176]	M24
AC34	VSS[18]	VSS[97]	BB24	VSS[177]	M30
AC48	VSS[19]	VSS[98]	BB28	VSS[178]	M32
AD10	VSS[20]	VSS[99]	BB30	VSS[179]	M34
AD11	VSS[21]	VSS[100]	BB36	VSS[180]	M38
AD12	VSS[22]	VSS[101]	BB4	VSS[181]	M4
AD13	VSS[23]	VSS[102]	BB46	VSS[182]	M42
AD19	VSS[24]	VSS[103]	BC14	VSS[183]	M46
AD24	VSS[25]	VSS[104]	BC18	VSS[184]	M8
AD26	VSS[26]	VSS[105]	BC2	VSS[185]	N18
AD27	VSS[27]	VSS[106]	BC22	VSS[186]	P30
AD33	VSS[28]	VSS[107]	BC26	VSS[187]	N47
AD34	VSS[29]	VSS[108]	BC32	VSS[188]	P11
AD36	VSS[30]	VSS[109]	BC36	VSS[189]	P18
AD37	VSS[31]	VSS[110]	BC40	VSS[190]	T33
AD38	VSS[32]	VSS[111]	BC42	VSS[191]	P40
AD39	VSS[33]	VSS[112]	BC46	VSS[192]	P43
AD4	VSS[34]	VSS[113]	BD36	VSS[193]	P47
AD40	VSS[35]	VSS[114]	BD46	VSS[194]	P7
AD42	VSS[36]	VSS[115]	BD5	VSS[195]	R2
AD43	VSS[37]	VSS[116]	BE2	VSS[196]	R48
AD45	VSS[38]	VSS[117]	BE40	VSS[197]	T12
AD46	VSS[39]	VSS[118]	BE4	VSS[198]	T31
AD8	VSS[40]	VSS[119]	BF10	VSS[199]	T37
AE2	VSS[41]	VSS[120]	BF12	VSS[200]	Y4
AE3	VSS[42]	VSS[121]	BF16	VSS[201]	W34
AF10	VSS[43]	VSS[122]	BF20	VSS[202]	T46
AF12	VSS[44]	VSS[123]	BF22	VSS[203]	T47
AD14	VSS[45]	VSS[124]	BF24	VSS[204]	T8
AD16	VSS[46]	VSS[125]	BF26	VSS[205]	V11
AF16	VSS[47]	VSS[126]	BF28	VSS[206]	V17
AF19	VSS[48]	VSS[127]	BF30	VSS[207]	V26
AF24	VSS[49]	VSS[128]	BF36	VSS[208]	V27
AF26	VSS[50]	VSS[129]	BF38	VSS[209]	V29
AF27	VSS[51]	VSS[130]	BF40	VSS[210]	V31
AF29	VSS[52]	VSS[131]	BF8	VSS[211]	V36
AF31	VSS[53]	VSS[132]	BG17	VSS[212]	V39
AF38	VSS[54]	VSS[133]	BG21	VSS[213]	V43
AF4	VSS[55]	VSS[134]	BG33	VSS[214]	V7
AF42	VSS[56]	VSS[135]	BG44	VSS[215]	W17
AF46	VSS[57]	VSS[136]	BH11	VSS[216]	W19
AF5	VSS[58]	VSS[137]	BH15	VSS[217]	W2
AF7	VSS[59]	VSS[138]	BH17	VSS[218]	W27
AF8	VSS[60]	VSS[139]	BH19	VSS[219]	W48
AG19	VSS[61]	VSS[140]	H10	VSS[220]	Y12
AG2	VSS[62]	VSS[141]	BH27	VSS[221]	Y38
AG31	VSS[63]	VSS[142]	BH31	VSS[222]	Y4
AG48	VSS[64]	VSS[143]	BH33	VSS[223]	Y42
AH11	VSS[65]	VSS[144]	BH35	VSS[224]	Y46
AH3	VSS[66]	VSS[145]	BH39	VSS[225]	Y8
AH36	VSS[67]	VSS[146]	BH43	VSS[226]	BG29
AH39	VSS[68]	VSS[147]	BH7	VSS[227]	N24
AH40	VSS[69]	VSS[148]	D3	VSS[228]	AJ3
AH42	VSS[70]	VSS[149]	D12	VSS[229]	AD47
AH46	VSS[71]	VSS[150]	D16	VSS[230]	B47
AH7	VSS[72]	VSS[151]	D18	VSS[231]	BE10
AJ19	VSS[73]	VSS[152]	D22	VSS[232]	BG41
AJ21	VSS[74]	VSS[153]	D24	VSS[233]	G14
AJ24	VSS[75]	VSS[154]	D26	VSS[234]	H16
AJ33	VSS[76]	VSS[155]	D30	VSS[235]	T36
AJ34	VSS[77]	VSS[156]	D32	VSS[236]	BG22
AK12	VSS[78]	VSS[157]	D34	VSS[237]	BG24
AK3	VSS[79]	VSS[158]	D38	VSS[238]	C22
			D42	VSS[239]	AP13
			D46	VSS[240]	M14
			D8	VSS[241]	AP3
			E18	VSS[242]	AP1
			E26	VSS[243]	BE16
			G18	VSS[244]	BC16
			G20	VSS[245]	BG28
			G26	VSS[246]	VS[251]
			G28	VSS[247]	BJ28
			G36	VSS[248]	
			G48	VSS[249]	
			H12	VSS[250]	
			H22	VSS[251]	
			H24	VSS[252]	
			H26	VSS[253]	
			H30	VSS[254]	
			H32	VSS[255]	
			H34	VSS[256]	
			F3	VSS[257]	
				VSS[258]	

PANTHER\_POINT\_FCBGA989


PANTHER\_POINT\_FCBGA989

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				NW-A041	
				Date	Saturday, November 03, 2012
				Sheet	21 of 59

















## NV Recommended Power On Sequencing Order

X=A and B  
Y=C, D, E and F


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	N14P_VGA CORE, GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>NW-A041</b>
				Date	Thursday, November 01, 2012
				Sheet	25 of 59
				Rev	1.A









	DATA Bus	
Address	0..31	32..63
FbCx_CMD0	CS0#_L	
FbCx_CMD1		
FbCx_CMD2	ODT_L	
FbCx_CMD3	CKE_L	
FbCx_CMD4	A14	A14
FbCx_CMD5	RST	RST
FbCx_CMD6	A9	A9
FbCx_CMD7	A7	A7
FbCx_CMD8	A2	A2
FbCx_CMD9	A0	A0
FbCx_CMD10	A4	A4
FbCx_CMD11	A1	A1
FbCx_CMD12	BA0	BA0
FbCx_CMD13	WE#	WE#
FbCx_CMD14	A15	A15
FbCx_CMD15	CAS#	CAS#
FbCx_CMD16	CS0#_	
FbCx_CMD17		
FbCx_CMD18		ODT_H
FbCx_CMD19		CKE_H
FbCx_CMD20	A13	A13
FbCx_CMD21	A8	A8
FbCx_CMD22	A6	A6
FbCx_CMD23	A11	A11
FbCx_CMD24	A5	A5
FbCx_CMD25	A3	A3
FbCx_CMD26	BA2	BA2
FbCx_CMD27	BA1	BA1
FbCx_CMD28	A12	A12
FbCx_CMD29	A10	A10
FbCx_CMD30	RAS#	RAS#



# Memory Partition A - Lower 32 bits




# Memory Partition A - Upper 32 bits



## Mode D - Mirror Mode Mapping

Address	DATA Bus
FBx_CMD0	CS0#_L
FBx_CMD1	ODT_L
FBx_CMD2	CKE_L
FBx_CMD3	A14
FBx_CMD4	A14
FBx_CMD5	RST
FBx_CMD6	A9
FBx_CMD7	A7
FBx_CMD8	A2
FBx_CMD9	A0
FBx_CMD10	A4
FBx_CMD11	A1
FBx_CMD12	BA0
FBx_CMD13	WE#
FBx_CMD14	A15
FBx_CMD15	CAS#
FBx_CMD16	CS0#_H
FBx_CMD17	ODT_H
FBx_CMD18	CKE_H
FBx_CMD19	A13
FBx_CMD20	A8
FBx_CMD21	A6
FBx_CMD22	A5
FBx_CMD23	A3
FBx_CMD24	BA2
FBx_CMD25	BA1
FBx_CMD26	A12
FBx_CMD27	A10
FBx_CMD28	A10
FBx_CMD29	A10
FBx_CMD30	RAS#



GPU	FB Memory gDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14P-GV2	Samsung 1000MHz	K4W2G1646E-BC1A	PU 5K	PU 5K	PD 45K	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K
		128Mx16								
	Micron 1000MHz	MT41J128M16JT-093G	PU 5K	PU 5K	PD 30K	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K
		128Mx16								
	Samsung 900MHz	K4W4G1646B-HC11	PU 5K	PU 5K	PD 20K	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K
		256Mx16								
	Micron 900MHz	MT41K256M16HA-107G	PU 5K	PU 5K	PD 10K	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K
		256Mx16								

GPU	FB Memory gDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14M-GL	Samsung 1000MHz	K4W2G1646E-BC1A	PD 10K	PD 10K	PD 10K	PU 10K	PD 10K	PU 10K	PD 10K	PD 10K
		128Mx16								
	Hynix 1000MHz	H5TQ2G63DFR-N0C	PD 10K	PD 10K	PD 10K	PD 10K	PU 10K	PU 10K	PD 10K	PD 10K
		128Mx16								
	Micron 1000MHz	MT41J128M16JT-093G	PD 10K	PD 10K	PD 10K	PU 10K	PD 10K	PD 10K	PD 10K	PD 10K
		128Mx16								
	Samsung 900MHz	K4W4G1646B-HC11	PD 10K	PD 10K	PD 10K	PU 10K	PU 10K	PD 10K	PU 10K	PD 10K
		256Mx16								
	Hynix 900MHz	H5TQ4G63MFR-11C	PD 10K	PD 10K	PD 10K	PU 10K	PU 10K	PD 10K	PD 10K	PD 10K
		256Mx16								
	Micron 900MHz	MT41K256M16HA-107G	PD 10K	PD 10K	PD 10K	PU 10K	PD 10K	PU 10K	PU 10K	PD 10K
		256Mx16								

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

3GIO_PADCFG[3:0]	
0110	Gen1/Gen2 support only
0000	Gen3 support

FB[1:0]	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)


USER Straps	
User [3:0]	
1000-1100	Customer defined

PCIE_MAX_SPEED	
0	Limit booting to PCIe Gen1
1	Allow booting to PCIe Gen 2/3

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable


PCIE_SPEED_CHANGE_GEN3	
0	Disable PCIe Gen3 operation
1	Enable PCIe Gen3 operation


DP_PLL_VDD33V	
0	Reserved
1	Default








For N14P-GV2 QS Sample  
ROM\_SO change from PU 10K to PU 5K  
ROM\_SCLK change from PD 15K to PU 5K  
STRAP1 change from PD 5K to PD 45K  
STRAP2 change from PU 30K to PD 15K  
STRAP4 change from PD 5K to PD 45K


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	N14P_MSC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Size Custom		Document Number	Rev 1.A
Date:		Thursday, November 01, 2012		Sheet 29	of 59




Security Classification		LC Future Center Secret Data		Title				
Issued Date		2012/07/01		Deciphered Date			2014/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								
Size		Custom		Document Number		Rev		
Date:		Thursday, November 01, 2012		Sheet		30 of 59		





## LCD POWER CIRCUIT









Security Classification				LC Future Center Secret Data				Title			
Issued Date		2012/07/01		Deciphered Date		2014/07/01		<b>LVDS CONN.</b>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size Custom    Document Number		Rev 1.A	
								<b>NW-A041</b>			
Date:								Saturday, November 03, 2012		Sheet 32 of 59	






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	CRT CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Size	Document Number
				NW-A041	
				Rev	1A
Date:		Thursday, November 01, 2012		Sheet	33 of 59




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	HDMI CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	NW-A041
				Date	Thursday, November 01, 2012
				Sheet	34 of 59




CX20671  
High Definition Audio Codec SoC  
With Integrated Class-D Stereo  
Amplifier.  
An integrated 5 V to 3.3 V Low-dropout  
voltage regulator (LDO).  
An integrated 3.3 V to 1.8V Low-dropout  
voltage regulator (LDO).




Combo Jack detect (normal open)






Decoupling CAP



Layout Note: Path from +5VS to Pin12, Pin15 must be very low resistance (<0.01 ohms)  
To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX\_3.3 & VDD\_IO pins must be powered by a rail that is not removed unless AC power is removed.  
\*DSH page42 has more detail.





10K only needed if supply to VAUX\_3.3 is removed during system re-start.



Internal Speaker


DC030008W00



Security Classification		LC Future Center Secret Data				Title									
Issued Date		2012/07/01		Deciphered Date		2014/07/01				HD Audio Codec_CX20671					
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>										Size Custom		Document Number		Rev 1.A	
										Date: Thursday, November 01, 2012		Sheet 35 of 59			



## SATA HDD CONN.

PN:SP01001HE00




## SATA ODD CONN.


PN:SP01000TU10




ODD\_DA# C2155 1 2 220P\_0402\_50V7K



## APS G-Sensor



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/07/01	Deciphered Date	2014/07/01	HDD/ODD/Card reader/G-Sen		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
				Size Custom	Document Number <b>NW-A041</b>	Rev 1A
				Date: Thursday, November 01, 2012	Sheet 36	of 59



### Mini-Express Card(WLAN)

PN:SP07000JP00




Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

**Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.**


Signal	Width	Frequency	Signal	Value
LPC_FRAME# R	R2449	1	LPC_FRAME#	13,40,41
LPC_AD3 R	R2455	1	LPC_AD3	13,40,41
LPC_AD2 R	R2456	1	LPC_AD2	13,40,41
LPC_AD1 R	R2457	1	LPC_AD1	13,40,41
LPC_AD0 R	R2458	1	LPC_AD0	13,40,41
PCI_RST# R	R2459	1	PLT_RST#	13,40,41
CLK_PCI_DB R	R2428	1	CLK_PCI_DB	17,40

PN:SP01072413J




**INT\_KBD Conn.**

PN:SP011208010




**Click pad**

PN:SP01001BX00




### Track point

PN:SP01120802J




**Fintek thermal sensor  
placed near by TOP DDR3**




**FAN CONN.**

PN:SP02000U900

## Audio+CR Board




**need change to 28 Pin**


Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/07/01	Deciphered Date	2014/07/01	<b>KB/TP/Thermal Sensor/Audio</b>		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size Custom	Document Number <b>NW-A041</b>	
				Date:	Thursday, November 01, 2012	Sheet 39 of 59 Rev 1.A

## ON/OFF switch


## Power Button




## Power Button CONN.




## Finger Print Board





## Touch Panel




## TPM





## Debug Conn.




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR S/B/LID SW/TPM/RJ45	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Size	Document Number
				NW-A041	
				Rev	1A
Date:				Wednesday, November 07, 2012	Sheet 40 of 59








Security Classification	LC Future Center Secret Data			Title	 <b>EC ENE-KB9012</b>		
Issued Date	2012/07/01	Deciphered Date	2014/07/01	Size	Document Number	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT USED AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	<b>NM-A041</b>	1A	
				Date:	Thursday, November 01, 2012	Sheet	41 of 59



DP/TMDS Switch Circuit (1)



RJ45 Board





Security Classification	LC Future Center Secret Data		Title	DP U3 CONN.	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRO DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Custom	NW-A041	
			Date:	Thursday, November 01, 2012	Sheet 42 of 59



## B




2





1

Screw Hole & FD



- RTC
- RTCRST
- EC\_111 pin
- EC\_ON
- MAINPWON
- +5VALW
- +3VALW/VCCDSW
- ON/OFF#
- EC\_RSMRST#
- PBTN\_OUT#
- SLP\_S5#
- SLP\_S4#
- SYSON
- SYSON
- PCH\_SLPA#
- M\_PWR\_ON
- +3VM
- +1.05VM
- PCH\_APWROK
- SLP\_S3#
- SUSP#
- +1.5V\_CPU\_VDDQ
- +1.8VS
- +5VS
- +3VS
- +1.5VS
- +0.75VS
- +V1.05VS (VCCP)
- +VCCSA
- SA\_PGOOD
- VR\_ON
- PCH\_POK
- PCH\_CLKOUT
- DRAMPWROK
- H\_CPUPWRGD
- CPU\_VID
- CPU\_CORE
- VGATE
- SYS\_PWROK
- BUF\_PLT\_RST#
- SPI
- DMI





ADP_ID			
AC Adapter	90W	65W	
R(K ohm)	open	10	
ADP_ID(V)	3.3	1.65	
Detection voltage	>2.64	1.32~1.98	


**Thermal protect**  
RT1 place to closed PQ312 with PU301  
RT2 place to closed PQ401 with PU401  
RT3 place to closed PQ402 with PU401  
RT4 place to closed PQ501 with PU501  
RT5 place to closed PL601 with PU601  
RT6 place to closed PQ702 with PU701  
RT7 place to closed PQ804 with PU801  
RT8 place to closed PL1201 with PU1201


2011\_0728 del PR130 and +3VLP  
add PR? 1K\_0603\_5%  
change place for R132,R133, +CHGRTC,PD107

2011\_0805 PU102 change  
form SA00001PE00 (APL5156-33DI-TRL)  
to SA00002E280 (BIT3021A-ST9)

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR-DCIN / Vin Detector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FUTURE CENTER. ANY REPRODUCTION OR DISCLOSURE OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS STRICTLY PROHIBITED.				Size Custom	Document Number NW-A041
				Date: Thursday, November 01, 2012	Rev 1.A








Security Classification		LC Future Center Secret Data	
Issued Date	2012/07/01	Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		Document Number	
PWR-3VALWP/5VALWP		NW-A041	
Size	Custom	Date	Thursday, November 01, 2012
Rev	1.A	Sheet	48 of 59


















QC 45W CPU  
VID1=0.9V  
IccMax=94A  
Icc\_Dyn=66A  
Icc\_TDC=52A  
R\_LL=1.9m ohm  
OCP-110A


DC 35W CPU  
VID1=1.05V  
IccMax=53A  
Icc\_Dyn=43A  
Icc\_TDC=36A  
R\_LL=1.9m ohm  
OCP-65A





Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR-CPU_CORE2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev 1.0
Size	Document Number	NW-A041		Sheet 54 of 59
Date	Thursday, November 01, 2012			





The diagram shows a 2-to-1 multiplexer component labeled PJ1201. It has two inputs, labeled 2 and 1, and one output labeled JUMP\_43X39. The output is also labeled with a circled @ symbol.



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR-+1.05VMP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number		
				Date:	Thursday, November 01, 2012	Sheet	56 of 59





Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/07/01	Deciphered Date	2014/07/01	PWR-Thermal Protect-NA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRODO BAGGINS DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>NW-A041</b>	
				Date:	Thursday, November 01, 2012	Rev 1.A
				Sheet 57 of 59		

Version change list (P.I.R. List)

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Version Change List (P.I.R. List)

Phase	Date	No.	BOM	Sch	Layout	Description	function
	2012/09/XX	No1	V	V	V	Add CXXX,CXXX	Add XXX function

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/07/01		Deciphered Date	
		2014/07/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Type Custom	
				Document Number	
				Date	
				Thursday, November 01, 2012	
				Sheet	
				59	
				of	
				59	
				Rev	
				1.A	



NW-A041